{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T04:04:22Z","timestamp":1751169862905,"version":"3.41.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043661","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Rabbit: Dynamic Clock Randomization to Protect against Side-Channel Attacks"],"prefix":"10.1109","author":[{"given":"Davide","family":"Galli","sequence":"first","affiliation":[{"name":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria,Milan,Italy"}]},{"given":"Matteo","family":"Matteucci","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria,Milan,Italy"}]},{"given":"Davide","family":"Zoni","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria,Milan,Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27954-6_15"},{"issue":"5","key":"ref3","article-title":"Gate-level hardware countermeasure comparison against power analysis attacks","volume-title":"Applied Sciences","volume":"12","author":"Tena-S\u00e1nchez","year":"2022"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762384"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942112"},{"article-title":"Obfuscating against side-channel power analysis using hiding techniques for aes","year":"2012","author":"Fritzke","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.323-344"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49445-6_1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-019-00220-8"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-38471-5_26"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3477997"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3126703"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00041"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546758"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00027"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_3"},{"key":"ref17","first-page":"1","article-title":"Rftc: Runtime frequency tuning countermeasure using fpga dynamic reconfiguration to mitigate power analysis attacks","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"Jayasinghe"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_3"},{"article-title":"Test vector leakage assessment (tvla) methodology in practice","year":"2013","author":"Becker","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-15074-6_20"},{"journal-title":"Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics","first-page":"DS181","year":"2022","key":"ref22"},{"first-page":"XAPP888","volume-title":"MMCM and PLL Dynamic Reconfiguration","author":"Tatsukawa","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00118"},{"year":"2018","key":"ref25","article-title":"Cw305 artix fpga target"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9010009"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2024.103257"},{"year":"2023","key":"ref28","article-title":"Tls\/ssl and crypto library"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043661.pdf?arnumber=11043661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:50:55Z","timestamp":1751093455000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043661","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}