{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:10:09Z","timestamp":1751094609450,"version":"3.41.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043665","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["DyLock: A Dynamic Key-based SAT and Structural Attacks Resilient Low-overhead Logic Locking"],"prefix":"10.1109","author":[{"given":"Jugal","family":"Gandhi","sequence":"first","affiliation":[{"name":"CSIR- Central Electronics Engineering Research Institute,Pilani,India,333031"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diksha","family":"Shekhawat","sequence":"additional","affiliation":[{"name":"CSIR- Central Electronics Engineering Research Institute,Pilani,India,333031"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaya","family":"Dofe","sequence":"additional","affiliation":[{"name":"California State University,Fullerton,CA,USA,92831-3599"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jai Gopal","family":"Pandey","sequence":"additional","affiliation":[{"name":"CSIR- Central Electronics Engineering Research Institute,Pilani,India,333031"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-37989-5","volume-title":"Understanding Logic Locking","author":"Azar","year":"2024"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182222"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s12046-024-02461-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2024.3457541"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3640462"},{"key":"ref6","article-title":"NiLoPher: Breaking a Modern SAT-Hardened Logic-Locking Scheme via Power Analysis Attack","author":"Roy","year":"2024","journal-title":"Cryptology ePrint Archive"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9136983"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3240933"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3089555"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3100275"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID60093.2024.00097"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2023.103196"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS56758.2023.10173975"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247822"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3665314.3670833"},{"key":"ref18","article-title":"Methods for Protecting Against Piracy of Integrated Circuits","volume-title":"US Patent App","author":"Roy","year":"2010"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2022.3207361"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3340350"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3526241.3530371"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3029133"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3075939"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774729"},{"key":"ref26","first-page":"91","article-title":"INSIGHT: Attacking {Industry-Adopted} Learning Resilient Logic Locking Techniques Using Explainable Graph Neural Network","volume-title":"33rd USENIX Security Symposium (USENIX Security 24)","author":"Mankali"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043665.pdf?arnumber=11043665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:41:14Z","timestamp":1751092874000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043665","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}