{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:40:01Z","timestamp":1751096401469,"version":"3.41.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043668","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A 4.5-Track Standard Cell Library with Buried Power Rails in 7nm Node"],"prefix":"10.1109","author":[{"given":"Kai-Jie","family":"Tong","sequence":"first","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ting-An","family":"Jian","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shang-Mou","family":"Zhou","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Jia","family":"Wu","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo-Xiang","family":"Yang","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Ru","family":"Lin","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Yi","family":"Huang","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shi-Xian","family":"Tang","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya-Zhu","family":"Yang","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng-Jie","family":"Peng","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Cheng","family":"Lin","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rung-Bin","family":"Lin","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424315"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2017.E-2-03"},{"key":"ref3","first-page":"29.1.1","article-title":"A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects","author":"Auth","year":"2017","journal-title":"IEDM"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265095"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3033510"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993617"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.2514942"},{"key":"ref8","article-title":"Backside power delivery gears up For 2nm devices","author":"Peters","year":"2024","journal-title":"Secomiconductor Engineering"},{"key":"ref9","article-title":"Challenges in backside power delivery","author":"Peters","year":"2022","journal-title":"Semiconductor Engineering"},{"key":"ref10","article-title":"Semiconductor devices with backside power distribution network and frontside through silicon via","volume-title":"Patent No.: US","author":"Sio","year":"2021"},{"article-title":"imec highlights potential of backside power delivery","volume-title":"ASIA ELECTRONICS INDUSTRY","author":"Ryckaert","key":"ref11"},{"key":"ref12","article-title":"Intel is all-in on backside power delivery","author":"Moore","year":"2023","journal-title":"IEEE Spectrum"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993635"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1117\/12.2552032"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1117\/12.2514571"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776513"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019483"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401055"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"journal-title":"Design Rule Manual, PDK Release 1p5","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00080"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS62602.2024.10808511"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558407"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2022.105481"},{"volume-title":"Avalon AES ECB-Core","key":"ref25"},{"volume-title":"ORSOC Graphics Accelerator","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2630270"},{"volume-title":"RV32IM, Github","key":"ref29"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043668.pdf?arnumber=11043668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:59:14Z","timestamp":1751093954000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043668","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}