{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T12:34:24Z","timestamp":1769171664591,"version":"3.49.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043683","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:42:19Z","timestamp":1751031739000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["In-Memory Logic Synthesis Methods based on Read Decoupled 8T and Transpose 11T SRAMs"],"prefix":"10.1109","author":[{"given":"Feng","family":"Wei","sequence":"first","affiliation":[{"name":"Peking University Shenzhen Graduate School,Key Lab of Integrated Microsystems,Shenzhen,China,518055"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaole","family":"Cui","sequence":"additional","affiliation":[{"name":"Peking University Shenzhen Graduate School,Key Lab of Integrated Microsystems,Shenzhen,China,518055"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunrui","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University Shenzhen Graduate School,Key Lab of Integrated Microsystems,Shenzhen,China,518055"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2024.3353464"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2880918"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2939682"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2642198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2019.2928043"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2022.3162017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3073254"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3244338"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2515510"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2018.2848999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3337119"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3061260"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2020.2976099"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2776309"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2022.3164756"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2024.3375637"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043683.pdf?arnumber=11043683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T20:57:09Z","timestamp":1769115429000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043683","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}