{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:38:31Z","timestamp":1772908711093,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001321","name":"National Research Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004311","name":"Advanced Micro Devices","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004311","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043727","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:42:19Z","timestamp":1751031739000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Design of Delta Sigma Modulator Using Approximate Adder With Near-Normal Error Distribution For Fractional-N Frequency Synthesizer"],"prefix":"10.1109","author":[{"given":"Abhinav","family":"S","sequence":"first","affiliation":[{"name":"IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"}]},{"given":"Ishan","family":"Acharyya","sequence":"additional","affiliation":[{"name":"IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"}]},{"given":"Umesh","family":"Khetan","sequence":"additional","affiliation":[{"name":"IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"}]},{"given":"Mohd","family":"Wajid","sequence":"additional","affiliation":[{"name":"Z.H.C.E.T. Aligarh Muslim University,Department of Electronics Engineering,Aligarh,India"}]},{"given":"Abhishek","family":"Srivastava","sequence":"additional","affiliation":[{"name":"IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3123827"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9159-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-019-01477-z"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708768"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.130"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3094124"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8111212"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2018.8650127"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3047651"},{"key":"ref15","author":"Dai","year":"2006","journal-title":"Integrated Crcuit Design for High-Speed Frequency Synthesis"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2004.10071"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043727.pdf?arnumber=11043727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T18:07:01Z","timestamp":1754071621000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043727","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}