{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T05:47:57Z","timestamp":1774331277111,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043737","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A New Hardware Trojan Attack on Scan-obfuscated Logic-locked Circuits"],"prefix":"10.1109","author":[{"given":"Anjum","family":"Riaz","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Jammu,Dept. of EE,India"}]},{"given":"Gaurav","family":"Kumar","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Jammu,Dept. of EE,India"}]},{"given":"Yamuna","family":"Prasad","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Jammu,Dept. of CSE,India"}]},{"given":"Satyadev","family":"Ahlawat","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Jammu,Dept. of EE,India"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Dept. of EE,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342086"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942047"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407655"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3029133"},{"key":"ref18","article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","author":"Karmakar","year":"2018"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2940750"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9137003"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287693"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319691"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772817"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3290537"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116197"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043737.pdf?arnumber=11043737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:35:43Z","timestamp":1751092543000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043737","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}