{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:08:17Z","timestamp":1781885297076,"version":"3.54.5"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043760","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Instruction Level Parallelism Optimizations in a High-Performance Dual-Issue RISC-V Processor for Real-Time Control Systems"],"prefix":"10.1109","author":[{"given":"Qingchen","family":"Zhai","sequence":"first","affiliation":[{"name":"Chinese Academy Of Sciences,Institute of Automation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weiying","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy Of Sciences,Institute of Automation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yueyue","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy Of Sciences,Institute of Automation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuanyang","family":"Xiang","sequence":"additional","affiliation":[{"name":"Chinese Academy Of Sciences,Institute of Automation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Xu","sequence":"additional","affiliation":[{"name":"Chinese Academy Of Sciences,Institute of Automation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kunyu","family":"Zong","sequence":"additional","affiliation":[{"name":"Chinese Academy Of Sciences,Institute of Automation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruozhou","family":"Xiao","sequence":"additional","affiliation":[{"name":"University of Chinese Academy Of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiwei","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Chinese Academy Of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"CC2650 SimpleLink\u2122 Multistandard Wireless MCU","volume-title":"Tech. Rep.","author":"Instruments","year":"2016"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757509"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2015.7165918"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746251"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2012.6176966"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref7","volume-title":"Computer Architecture: A Quantitative Approach.","author":"Hennessy","year":"2011"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333757"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/641914.641917"},{"key":"ref10","author":"Celio","year":"2016","journal-title":"The Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V[J]"},{"key":"ref11","article-title":"TMS320F28335 datasheet","year":"2023"},{"key":"ref12","volume-title":"TMS320C28x DSP Library"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043760.pdf?arnumber=11043760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:49:54Z","timestamp":1751093394000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043760\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043760","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}