{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:40:08Z","timestamp":1751096408973,"version":"3.41.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043778","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["An All-Digital Time-Domain Compute-in-Memory Engine for Convolutional Neural Networks in 22nm"],"prefix":"10.1109","author":[{"given":"Jie","family":"Lou","sequence":"first","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Freye","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Lanius","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tobias","family":"Gemmeke","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365769"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3240303"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3199077"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3208755"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3304174"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067305"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731754"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529079"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529046"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc55480.2022.9911382"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3083275"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3323205"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED60706.2024.10528682"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED60706.2024.10528367"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558168"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10557936"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558099"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED58423.2023.10244608"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2873026"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590220"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043778.pdf?arnumber=11043778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:10:09Z","timestamp":1751094609000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043778","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}