{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:37:21Z","timestamp":1780443441981,"version":"3.54.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043825","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A 4kb 4T eDRAM with Balanced Retention Time Adjustment"],"prefix":"10.1109","author":[{"given":"Sayan","family":"Kumar","sequence":"first","affiliation":[{"name":"University College Dublin,School of Electric and Electronic Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Andrade-Miceli","sequence":"additional","affiliation":[{"name":"University College Dublin,School of Electric and Electronic Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chawin","family":"Khongprasongsiri","sequence":"additional","affiliation":[{"name":"University College Dublin,School of Electric and Electronic Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Teerachot","family":"Siriburanon","sequence":"additional","affiliation":[{"name":"University College Dublin,School of Electric and Electronic Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R. Bogdan","family":"Staszewski","sequence":"additional","affiliation":[{"name":"University College Dublin,School of Electric and Electronic Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"25","article-title":"Improving Retention Time of 1T DRAM using Electrostatic Barrier: Proposal and Analysis","volume-title":"2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)","author":"Singh"},{"issue":"4","key":"ref2","first-page":"562","article-title":"A Band-Engineered One-Transistor DRAM With Improved Data Retention and Power Efficiency","volume-title":"IEEE Electron Device Letters","volume":"40","author":"Yu","year":"2019"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/EEEI.2012.6377022","article-title":"Review and classification of gain cell eDRAM implementations","volume-title":"2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel.","author":"Teman","year":"2012"},{"key":"ref4","first-page":"65","article-title":"Modem Gain-Cell Memories in Advanced Technologies","volume-title":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","author":"Amat"},{"issue":"3","key":"ref5","first-page":"646","article-title":"Gain-Cell Embedded DRAMs: Modeling and Design Space","volume-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","volume":"28","author":"Bonetti","year":"2020"},{"key":"ref6","first-page":"1","article-title":"CSDB-eDRAM: A 16Kb Energy-Efficient 4T CSDB Gain Cell eDRAM with over 16.6s Retention Time and 49.23uW\/Kb at 4.2K for Cryogenic Computing","volume-title":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Shu"},{"issue":"7","key":"ref7","first-page":"1319","article-title":"Gain-Cell Embedded DRAM Under Cryogenic Operation\u2014A First Study","volume-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","volume":"29","author":"Garzon","year":"2021"},{"key":"ref8","first-page":"194","article-title":"CryoMem: A 4\u2013300-K 1.3-GHz Hybrid 2T-Gain-Cell-Based eDRAM Macro in 28-nm Logic Process for Cryogenic Applications","volume-title":"IEEE Solid-State Circuits Letters","volume":"4","author":"Saligram","year":"2021"},{"issue":"12","key":"ref9","first-page":"1362","article-title":"Hybrid GC-eDRAM\/SRAM Bitcell for Robust Low-Power Operation","volume-title":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"64","author":"Giterman","year":"2017"},{"issue":"2","key":"ref10","first-page":"547","article-title":"A 667 MHz Logic-Compatible Embedded DRAM Featuring an Asymmetric 2T Gain Cell for High Speed On-Die Caches","volume-title":"IEEE Journal of Solid-State Circuits","volume":"47","author":"Chun","year":"2012"},{"issue":"6","key":"ref11","first-page":"1495","article-title":"A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches","volume-title":"IEEE Journal of Solid-State Circuits","volume":"46","author":"Chun","year":"2011"},{"issue":"7","key":"ref12","first-page":"2136","article-title":"An 800-MHz Mixed- $V_{\\text{T}}$ 4T IFGC Embedded DRAM in 28-nm CMOS Bulk Process for Approximate Storage Applications","volume-title":"IEEE Journal of Solid-State Circuits","volume":"53","author":"Giterman","year":"2018"},{"issue":"3","key":"ref13","first-page":"783","article-title":"Low-Power High-Throughput LDPC Decoder Using Non-Refresh Embedded DRAM","volume-title":"IEEE Journal of Solid-State Circuits","volume":"49","author":"Park","year":"2014"},{"key":"ref14","first-page":"2469","article-title":"Two-port low-power gain-cell storage array: Voltage scaling and retention time","volume-title":"2012 IEEE International Symposium on Circuits and Systems.","author":"Iqbal"},{"issue":"1","key":"ref15","first-page":"174","article-title":"2 GHz 2 Mb 2T Gain Cell Memory Macro With 128 GBytes\/sec Bandwidth in a 65 nm Logic Process Technology","volume-title":"IEEE Journal of Solid-State Circuits","volume":"44","author":"Somasekhar","year":"2009"},{"issue":"2","key":"ref16","first-page":"222","article-title":"Silicon-Proven, Per-Cell Retention Time Distribution Model for Gain-Cell Based eDRAMs","volume-title":"IEEE Transactions on Circuits and Systems I: Regular Papers","volume":"63","author":"Edri","year":"2016"},{"key":"ref17","first-page":"1","article-title":"CryoMem: A 4K-300K 1.3GHz eDRAM Macro with Hybrid 2T-Gain-Cell in a 28nm Logic Process for Cryogenic Applications","volume-title":"2021 IEEE Custom Integrated Circuits Conference (CICC)","author":"Saligram"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043825.pdf?arnumber=11043825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:05:51Z","timestamp":1751090751000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043825","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}