{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:11:21Z","timestamp":1772907081507,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043954","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Spiking Neural Network Accelerator Architecture for Differential-Time Representation using Learned Encoding"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Windhager","sequence":"first","affiliation":[{"name":"Silicon Austria Labs,Intelligent Wireless Systems,Linz,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lothar","family":"Ratschbacher","sequence":"additional","affiliation":[{"name":"Silicon Austria Labs,Intelligent Wireless Systems,Linz,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernhard A.","family":"Moser","sequence":"additional","affiliation":[{"name":"Software Competence Center Hagenberg (SCCH),Hagenberg,Austria,4232"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Lunglmayr","sequence":"additional","affiliation":[{"name":"Johannes Kepler University,Institute of Signal Processing,Linz,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"MNIST Handwritten Digit Database","author":"LeCun","year":"2010"},{"key":"ref2","article-title":"The heidelberg spiking datasets for the systematic evaluation of spiking neural networks","volume-title":"CoRR","author":"Cramer","year":"2019"},{"key":"ref3","article-title":"Speech Commands: A Dataset for Limited-Vocabulary Speech Recognition","author":"Warden","year":"2018"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2017.01.003"},{"key":"ref5","first-page":"146","article-title":"Energy efficient parallel neuromorphic architectures with approximate arithmetic on fpga","volume-title":"Neurocomputing","volume":"221","author":"Wang","year":"2017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3067593"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489619"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2017.09.011"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3052885"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN54540.2023.10191153"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref13","article-title":"Snn architecture for differential time encoding using decoupled processing time","author":"Windhager","year":"2023"},{"key":"ref14","article-title":"Attention is all you need","volume-title":"CoRR","author":"Vaswani","year":"2017"},{"key":"ref15","first-page":"407","article-title":"An optimized multi-layer spiking neural network implementation in fpga without multipliers","volume-title":"Procedia Computer Science","volume":"222","author":"Mehrabi","year":"2023"},{"key":"ref16","article-title":"Fpga-optimized hardware acceleration for spiking neural networks","volume-title":"CoRR","author":"Carpegna","year":"2022"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1109\/TETC.2024.3511676","article-title":"Spiker+: a framework for the generation of efficient spiking neural networks fpga accelerators for inference at the edge","author":"Carpegna","year":"2024"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294916"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/cdt2.12019"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CJECE.2013.6704691"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/second.2006.1629364"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2019.8861800"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2023.3308088"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00058"},{"key":"ref25","first-page":"1","article-title":"Encoding, model, and architecture: Systematic optimization for spiking neural network in fpgas","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Fang"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043954.pdf?arnumber=11043954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:05:38Z","timestamp":1751094338000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043954","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}