{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T04:04:25Z","timestamp":1751169865333,"version":"3.41.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003392","name":"Natural Science Foundation of Fujian Province","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003392","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043987","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Legalization Framework with Design Rule Constraints Enhanced by Monte-Carlo-Based Cell Priority Optimization"],"prefix":"10.1109","author":[{"given":"Benchao","family":"Zhu","sequence":"first","affiliation":[{"name":"Fudan University,School of Microelectronics"}]},{"given":"Guohao","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics"}]},{"given":"Jiawei","family":"Li","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics"}]},{"given":"Peng","family":"Zou","sequence":"additional","affiliation":[{"name":"Shanghai LEDA Technology Co., Ltd."}]},{"given":"Haokai","family":"Sun","sequence":"additional","affiliation":[{"name":"Shanghai LEDA Technology Co., Ltd."}]},{"given":"Zhifeng","family":"Lin","sequence":"additional","affiliation":[{"name":"Fuzhou University,Center for Discrete Mathematics and Theoretical Computer Science"}]},{"given":"Jianli","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372662"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref3","first-page":"673","article-title":"Method and system for high speed detailed placement of cells within an integrated circuit design","volume-title":"US Patent","volume":"370","author":"Hill","year":"2002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858364"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898038"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062330"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748025"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3506724"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309750"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3133855"},{"key":"ref11","first-page":"290","article-title":"Mia-aware detailed placement and VT reassignment for leakage power optimization","volume-title":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","author":"Lin"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240827"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3194816"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3053223"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036680"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3317575"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10136947"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372660"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CSTIC.2019.8755769"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712565"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247752"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043987.pdf?arnumber=11043987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:55:29Z","timestamp":1751093729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043987\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043987","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}