{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T17:00:42Z","timestamp":1790960442069,"version":"4.1.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043996","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Enabling Fault Isolation in Fault Injection for Automotive-grade Circuits Simulation"],"prefix":"10.1109","author":[{"given":"Yulong","family":"Liu","sequence":"first","affiliation":[{"name":"Peking University,School of Software and Microelectronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junhao","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuheng","family":"Li","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pingsheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zenan","family":"Yan","sequence":"additional","affiliation":[{"name":"Peking University,School of Integreted Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integreted Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Song","family":"Jia","sequence":"additional","affiliation":[{"name":"Peking University,School of Integreted Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2019.8780332"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/vts.2018.8368639"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2017.8203886"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vts56346.2023.10140059"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/socc.2018.8618540"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/dft56152.2022.9962369"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ftcs.1994.315656"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/dftvs.2000.887180"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/dftvs.2003.1250147"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ssiri.2009.38"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9050732"},{"key":"ref12","article-title":"AEC\u2014Q100-007 Rev-B: Fault Simulation and Fault Grading","year":"2007","journal-title":"Technical report"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/icm60448.2023.10378910"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ewdts59469.2023.10297034"},{"key":"ref15","first-page":"1","article-title":"IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language","year":"2018","journal-title":"IEEE Std 1800-2017"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107599"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043996.pdf?arnumber=11043996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:52:07Z","timestamp":1751093527000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043996","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}