{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:40:05Z","timestamp":1751096405593,"version":"3.41.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11044179","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Design and FPGA Realization of QUBO hardware accelerator for MAX-CUT problem"],"prefix":"10.1109","author":[{"given":"Maciej","family":"Lewandowski","sequence":"first","affiliation":[{"name":"The University of Manchester,Department of Electrical and Electronic Engineering,Manchester,UK"}]},{"given":"Piotr","family":"Dudek","sequence":"additional","affiliation":[{"name":"The University of Manchester,Department of Electrical and Electronic Engineering,Manchester,UK"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2006.889373"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/s0925-5273(98)00010-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/aero.2006.1655877"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-77778-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejor.2003.10.054"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/asp-dac47756.2020.9045126"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-56039-6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-61566-0_39"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-04520-2"},{"article-title":"Solving Combinatorial Optimization Problems on Fujitsu Digital Annealer","volume-title":"Proceedings of 2023 TANET & NCS","author":"Kao","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3389\/fphy.2019.00048"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1287\/moor.13.2.311"},{"volume-title":"ON-OFF Neuromorphic ISING Machines using Fowler-Nordheim Annealers","author":"Chen","key":"ref14","doi-asserted-by":"crossref","DOI":"10.1038\/s41467-025-58231-5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s42254-022-00440-8"},{"volume-title":"Ising formulations of many NP problems","author":"Lucas","key":"ref16","doi-asserted-by":"crossref","DOI":"10.3389\/fphy.2014.00005"},{"year":"2018","key":"ref17","article-title":"Zynq-7000 SoC Data Sheet: Overview (DS190)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/acf6c7"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.42.6.926"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/272991.272995"},{"key":"ref21","article-title":"MAX-CUT problem set"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2015.2498601"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/candar.2016.0081"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/fpl.2019.00019"},{"journal-title":"FPIM: Field-Programmable Ising Machines for Solving SAT","year":"2023","author":"Jagielski","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-19311-9_19"},{"journal-title":"SpiNNaker2: A Large-Scale Neuromorphic System for Event-Based and Asynchronous Machine Learning","year":"2024","author":"Gonzalez","key":"ref27"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11044179.pdf?arnumber=11044179","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:04:27Z","timestamp":1751094267000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11044179\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11044179","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}