{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:09:08Z","timestamp":1781885348221,"version":"3.54.5"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11044233","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:42:19Z","timestamp":1751031739000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A High Performance Dual-Wordline RRAM Macro with Replica Bitline Delay Control Circuit"],"prefix":"10.1109","author":[{"given":"Honghu","family":"Yang","sequence":"first","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China,201210"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongkang","family":"Han","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China,201210"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianci","family":"Cai","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China,201210"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chengshuo","family":"Yu","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China,201210"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keji","family":"Zhou","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China,201210"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China,201210"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3274199"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937307"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3254607"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401731"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365945"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3160455"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.chip.2022.100012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON52560.2021.9620289"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3211989"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0092"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980331"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454367"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240203"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3379373"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11044233.pdf?arnumber=11044233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T19:50:04Z","timestamp":1773431404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11044233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11044233","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}