{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T12:15:54Z","timestamp":1771330554188,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006180","name":"Technology Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006180","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11044255","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Ultra Low Power Video Understanding Smart Vision SoC with On-Chip Sensing and Hybrid Similarity-Aware SRAM\/ROM CIM Macro"],"prefix":"10.1109","author":[{"given":"Haoyang","family":"Sang","sequence":"first","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhao","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ningchao","family":"Lin","sequence":"additional","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangshu","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Man-Kay","family":"Law","sequence":"additional","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41433-023-02842-z"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3385987"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114881"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3318301"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185337"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731716"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185315"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067352"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3159808"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067151"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3374885"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3297411"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631426"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01047"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3326955"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10528966"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268726"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10528961"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067486"},{"key":"ref21","first-page":"1","article-title":"Hidden-rom: A compute-in-rom architecture to deploy large-scale neural networks on chip with flexible and scalable post-fabrication task transfer capability","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design","author":"Chen"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11044255.pdf?arnumber=11044255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:49:38Z","timestamp":1751093378000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11044255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11044255","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}