{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T15:31:54Z","timestamp":1777735914925,"version":"3.51.4"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11044267","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A FPGA-based FSE Accelerator with Dynamic Table for ZSTD compression"],"prefix":"10.1109","author":[{"given":"Yuna","family":"Lin","sequence":"first","affiliation":[{"name":"Xidian University,School of Computer Science and Technology,Xi’an,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,School of Computer Science and Technology,Xi’an,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zibo","family":"Guo","sequence":"additional","affiliation":[{"name":"Xidian University,School of Computer Science and Technology,Xi’an,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","author":"Duda","year":"2009","journal-title":"Asymmetric numerical systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3596-6_4"},{"key":"ref4","article-title":"Asymmetric numeral systems: entropy coding combining speed of Huffman coding with compression rate of arithmetic coding","author":"Duda","year":"2014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"ref8","volume-title":"Zstd github repository from facebook"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.68"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378450"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589074"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ipdpsw52791.2021.00035"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651323"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW52791.2021.00035"},{"key":"ref15","volume-title":"Silesia Compression Corpus"},{"key":"ref16","volume-title":"The Canterbury Corpus"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11044267.pdf?arnumber=11044267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:54:23Z","timestamp":1751093663000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11044267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11044267","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}