{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T09:17:28Z","timestamp":1769764648950,"version":"3.49.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11044289","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["SPIKA: 200-TOPS\/W RRAM-based Neural Network Accelerator Chip"],"prefix":"10.1109","author":[{"given":"Khaled","family":"Humood","sequence":"first","affiliation":[{"name":"School of Engineering The University of Edinburgh,Centre for Electronics Frontiers, Institute for Integrated Micro and Nano Systems,Edinburgh,The United Kingdom"}]},{"given":"Patrick","family":"Foster","sequence":"additional","affiliation":[{"name":"School of Engineering The University of Edinburgh,Centre for Electronics Frontiers, Institute for Integrated Micro and Nano Systems,Edinburgh,The United Kingdom"}]},{"given":"Shiwei","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Engineering The University of Edinburgh,Centre for Electronics Frontiers, Institute for Integrated Micro and Nano Systems,Edinburgh,The United Kingdom"}]},{"given":"Alexander","family":"Serb","sequence":"additional","affiliation":[{"name":"School of Engineering The University of Edinburgh,Centre for Electronics Frontiers, Institute for Integrated Micro and Nano Systems,Edinburgh,The United Kingdom"}]},{"given":"Themis","family":"Prodromakis","sequence":"additional","affiliation":[{"name":"School of Engineering The University of Edinburgh,Centre for Electronics Frontiers, Institute for Integrated Micro and Nano Systems,Edinburgh,The United Kingdom"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/make1010005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202000115"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2020.2981048"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966154"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00676-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062326"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998149"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431558"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140414"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3208755"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3389\/felec.2025.1567562"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref21","first-page":"106420","article-title":"Design of a low-power digital-to-pulse converter (dpc) for in-memory-computing applications","volume-title":"Microelectronics Journal","volume":"153","author":"Humood","year":"2024"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10405963"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11044289.pdf?arnumber=11044289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:49:16Z","timestamp":1751093356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11044289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11044289","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}