{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:10:10Z","timestamp":1751094610752,"version":"3.41.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11044301","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["CIT-CTPlacer: An Analytical RDL Chiplet-Terminal Co-Placement Algorithm for Large-Scale 2.5D IC"],"prefix":"10.1109","author":[{"given":"Xihao","family":"Liang","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Computing Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yujie","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Computing Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xupengkai","family":"Lu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Computing Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lang","family":"Feng","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jixiang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Computing Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Computing Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Computing Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.65"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2014.6839701"},{"key":"ref3","first-page":"1","article-title":"Multiple chip planning for chip-interposer codesign","volume-title":"Proceedings of the 50th Annual Design Automation Conference","author":"Ho"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474011"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2970019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297375"},{"key":"ref7","first-page":"7","article-title":"Chiplet placement for 2.5d ic with sequence pair based tree and thermal consideration","volume-title":"2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Chiou"},{"key":"ref8","first-page":"664","article-title":"Tsv-aware analytical placement for 3d ic designs","volume-title":"Proceedings of the 48th Design Automation Conference","author":"Hsu"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2013.6811936"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593133"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref14","article-title":"Ooura\u2019s general purpose fft (fast fourier\/cosine\/sinetransform) package"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593142"},{"author":"Manikas","key":"ref17","article-title":"Mcnc benchmark netlists for floorplanning and placement"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11044301.pdf?arnumber=11044301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:45:20Z","timestamp":1751093120000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11044301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11044301","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}