{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,12]],"date-time":"2026-10-12T03:41:52Z","timestamp":1791776512883,"version":"4.3.4"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11044304","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["An FPGA-based Quantization and Acceleration Framework for Multi-DNN"],"prefix":"10.1109","author":[{"given":"Chenyang","family":"Li","sequence":"first","affiliation":[{"name":"Sun Yat-sen University,School of Electronics and Information Technology,Guangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Han","family":"Jiao","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,School of Electronics and Information Technology,Guangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenjin","family":"Huang","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,School of Electronics and Information Technology,Guangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yihua","family":"Huang","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,School of Electronics and Information Technology,Guangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fei","family":"Liu","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,School of Electronics and Information Technology,Guangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071035"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3218428"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00062"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00016"},{"key":"ref7","first-page":"8604","article-title":"Haq: Hardware-aware automated quantization with mixed precision","volume-title":"2019 IEEE\/CVF Conference on Computer Vision and Pattern Recognition (CVPR)","author":"Wang"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00038"},{"key":"ref9","volume-title":"Mixed precision quantization of convnets via differentiable neural architecture search","author":"Wu","year":"2018"},{"key":"ref10","volume-title":"Autoq: Automated kernel-wise neural network quantization","author":"Lou","year":"2019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00027"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502364"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM57271.2023.00019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3178730"},{"key":"ref15","article-title":"Pact: Parameterized clipping activation for quantized neural networks","volume-title":"ArXiv","author":"Choi","year":"2018"},{"key":"ref16","article-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","volume-title":"ArXiv","author":"Zhou","year":"2016"},{"key":"ref17","article-title":"Deep learning with int8 optimization on xilinx devices"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00014"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM60383.2024.00019"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11044304.pdf?arnumber=11044304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:49:17Z","timestamp":1751093357000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11044304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11044304","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}