{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:40:03Z","timestamp":1751096403857,"version":"3.41.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100012899","name":"Lanzhou University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100012899","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11044308","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Asynchronous Architecture Design and Implementation of Physical Memory Protection for RISC-V"],"prefix":"10.1109","author":[{"given":"Anping","family":"He","sequence":"first","affiliation":[{"name":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunpeng","family":"Xing","sequence":"additional","affiliation":[{"name":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingye","family":"Zhong","sequence":"additional","affiliation":[{"name":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weimin","family":"Wang","sequence":"additional","affiliation":[{"name":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinglong","family":"Li","sequence":"additional","affiliation":[{"name":"Tianshui Tianguang Semiconductor Co., LTD,Tianshui,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Ma","sequence":"additional","affiliation":[{"name":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Verifying risc-v physical memory protection","year":"2022","author":"Cheang","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics13132508"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2023.103415"},{"key":"ref4","first-page":"857","article-title":"Sanctum: Minimal hardware extensions for strong software isolation","volume-title":"25th USENIX Security Symposium (USENIX Security 16)","author":"Costan"},{"key":"ref5","article-title":"A clean slate approach to linux security risc-v enclaves","volume-title":"Embedded World Conference","volume":"5","author":"Garlati"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"ref7","first-page":"1","article-title":"Key-stone: An open framework for architecting trusted execution envi-ronments","volume-title":"Proceedings of the Fifteenth European Conference on Computer Systems","author":"Lee"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23068"},{"key":"ref9","first-page":"275","article-title":"Scalable memory protection in the {PENGLAI} enclave","volume-title":"15th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 21)","author":"Feng"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220630"},{"key":"ref11","first-page":"1073","article-title":"{CURE}: A security architecture with {CUstomizable} and resilient enclaves","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Bahmani"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCEA58433.2023.10135193"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.11"},{"key":"ref14","first-page":"1","article-title":"The risc-v instruction set manual, volume i: Base user-level isa","volume-title":"EECS Department, UC Berkeley, Tech. Rep. UCB\/EECS-2011-62","volume":"116","author":"Waterman","year":"2011"},{"volume-title":"Release risc-v privileged isa, version 1.10 \u2022 riscv\/riscv-isa-manual \u2022 github","year":"2017","key":"ref15"},{"volume-title":"Release privileged architecture v1.12, ratified \u2022 riscv\/riscv-isa-manual \u2022 github","year":"2021","key":"ref16"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11044308.pdf?arnumber=11044308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:02:25Z","timestamp":1751094145000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11044308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11044308","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}