{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:57:20Z","timestamp":1781884640126,"version":"3.54.5"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10557870","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A Hardware Instruction Generation Mechanism for Energy-Efficient Computational Memories"],"prefix":"10.1109","author":[{"given":"L\u00e9o","family":"De La Fuente","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes,CEA, List,Grenoble,France,F-38000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Fr\u00e9d\u00e9ric","family":"Christmann","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes,CEA, List,Grenoble,France,F-38000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Manuel","family":"Pezzin","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes,CEA, List,Grenoble,France,F-38000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthias","family":"Remars","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes,CEA, List,Grenoble,France,F-38000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Olivier","family":"Sentieys","sequence":"additional","affiliation":[{"name":"Univ. Rennes, Inria,Rennes,France"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS55005.2022.00017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102507"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3159967"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3544974"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102276"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref8","first-page":"629","article-title":"CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators","volume-title":"2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)","author":"Boroumand"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116506"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3485823"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424263"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC57769.2023.10321838"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"issue":"2","key":"ref15","first-page":"12","article-title":"The MicroVAX 78032 Chip, A 32-Bit Microprocessor","volume":"1","author":"Dobberpuhl","year":"1986"},{"key":"ref16","article-title":"The Fairchild CLIPPER: Instruction Set Architecture and Processor","author":"Hollingsworth","year":"1987","journal-title":"University of California at Berkeley, USA, Tech. Rep."},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10557870.pdf?arnumber=10557870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:35:08Z","timestamp":1719988508000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10557870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10557870","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}