{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:16:26Z","timestamp":1725783386615},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10557905","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["DNA: DC Nodal Analysis Attack for Analog Circuits"],"prefix":"10.1109","author":[{"given":"Vaibhav Venugopal","family":"Rao","sequence":"first","affiliation":[{"name":"Drexel University,Philadelphia,Pennslyvania,19104"}]},{"given":"Kyle","family":"Juretus","sequence":"additional","affiliation":[{"name":"Villanova University,Villanova,Pennslyvania,19085"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Drexel University,Philadelphia,Pennslyvania,19104"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000113"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300277"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180781"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3109062"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00075"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/iWEM.2016.7505028"},{"key":"ref7","first-page":"651","article-title":"Phase-Locked Loops","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3296279"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702671"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10557905.pdf?arnumber=10557905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:39:46Z","timestamp":1719988786000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10557905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10557905","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}