{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T16:08:37Z","timestamp":1787501317678,"version":"build-2736575974"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10557992","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T13:22:52Z","timestamp":1719926572000},"page":"1-5","source":"Crossref","is-referenced-by-count":13,"title":["An FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViT"],"prefix":"10.1109","author":[{"given":"Haikuo","family":"Shao","sequence":"first","affiliation":[{"name":"Nanjing University,School of Electronic Science and Engineering,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huihong","family":"Shi","sequence":"additional","affiliation":[{"name":"Nanjing University,School of Electronic Science and Engineering,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wendong","family":"Mao","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,School of Integrated Circuits,Shenzhen,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing University,School of Electronic Science and Engineering,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2010.11929"},{"key":"ref2","article-title":"Training data-efficient image transformers & distillation through attention","volume-title":"International Conference on Machine Learning","author":"Touvron"},{"key":"ref3","article-title":"Vitcod: Vision transformer acceleration via dedicated algorithm and accelerator co-design","volume":"abs\/2210.09573","author":"You","year":"2022","journal-title":"ArXiv"},{"key":"ref4","article-title":"Vitality: Unifying low-rank and sparse approximation for vision transformer acceleration with a linear taylor attention","volume":"abs\/2211.05109","author":"Dass","year":"2022","journal-title":"ArXiv"},{"key":"ref5","article-title":"Gaussian error linear units (gelus)","author":"Hendrycks","year":"2016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.24963\/ijcai.2022\/164"},{"key":"ref7","article-title":"Ptq4vit: Post-training quantization framework for vision transformers","volume":"abs\/2111.12293","author":"Yuan","year":"2021","journal-title":"ArXiv"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iccv51070.2023.01587"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00061"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s41095-022-0274-8"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV51070.2023.00548"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00986"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00140"},{"key":"ref15","article-title":"Vaqf: Fully automatic software-hardware co-design framework for low-bit vision transformer","volume":"abs\/2201.06618","author":"Sun","year":"2022","journal-title":"ArXiv"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197489"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00027"},{"key":"ref18","first-page":"1","article-title":"Wsq-addernet: Efficient weight standardization based quantized addernet fpga accelerator design with high-density int8 dsp-lut co-packing optimization","volume-title":"2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Zhang"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375311"},{"key":"ref20","article-title":"Wp486: Deep learning with int8 optimization on xilinx devices","year":"2017","journal-title":"White Paper"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10557992.pdf?arnumber=10557992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T03:43:31Z","timestamp":1719978211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10557992\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10557992","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}