{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:52Z","timestamp":1772724832103,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006180","name":"Technology Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006180","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558023","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T13:22:52Z","timestamp":1719926572000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A Delta-Sigma-Based Computing-In-Memory Macro Targeting Edge Computation"],"prefix":"10.1109","author":[{"given":"Ran","family":"Zhang","sequence":"first","affiliation":[{"name":"State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics-IME, University of Macau,Macao,China"}]},{"given":"Ka-Fai","family":"Un","sequence":"additional","affiliation":[{"name":"State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics-IME, University of Macau,Macao,China"}]},{"given":"Mingqiang","family":"Guo","sequence":"additional","affiliation":[{"name":"State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics-IME, University of Macau,Macao,China"}]},{"given":"Liang","family":"Qi","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,Shanghai,China"}]},{"given":"Dengke","family":"Xu","sequence":"additional","affiliation":[{"name":"Amicro Semiconductor Company,Zhuhai,China"}]},{"given":"Weibing","family":"Zhao","sequence":"additional","affiliation":[{"name":"Amicro Semiconductor Company,Zhuhai,China"}]},{"given":"R.P.","family":"Martins","sequence":"additional","affiliation":[{"name":"State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics-IME, University of Macau,Macao,China"}]},{"given":"Franco","family":"Maloberti","sequence":"additional","affiliation":[{"name":"University of Pavia,Pavia,Italy"}]},{"given":"Sai-Weng","family":"Sin","sequence":"additional","affiliation":[{"name":"State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics-IME, University of Macau,Macao,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.220"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref3","article-title":"BERT: Pre-training of deep bidirectional transformers for language understanding","author":"Devlin","year":"2018"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067728"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2937437"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731675"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067289"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1162\/089976698300017052"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112386"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365753"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3171790"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3123261"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3114318"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3290119"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3319962"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558023.pdf?arnumber=10558023","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,5]],"date-time":"2025-08-05T17:59:21Z","timestamp":1754416761000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558023\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558023","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}