{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:50:38Z","timestamp":1783788638364,"version":"3.55.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008048","name":"Nanjing University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008048","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558028","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T13:22:52Z","timestamp":1719926572000},"page":"1-5","source":"Crossref","is-referenced-by-count":10,"title":["A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference"],"prefix":"10.1109","author":[{"given":"Chuanning","family":"Wang","sequence":"first","affiliation":[{"name":"Nanjing University,School of Electronic Science and Engineering,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chao","family":"Fang","sequence":"additional","affiliation":[{"name":"Nanjing University,School of Electronic Science and Engineering,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiao","family":"Wu","sequence":"additional","affiliation":[{"name":"Nanjing University,School of Electronic Science and Engineering,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing University,School of Electronic Science and Engineering,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Lin","sequence":"additional","affiliation":[{"name":"Nanjing University,School of Electronic Science and Engineering,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00080"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114881"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3254810"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2022.3210082"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3292579"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181985"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198172"},{"key":"ref10","first-page":"490","article-title":"Agile Hardware and Software Co-design for RISC-V-based Multi-precision Deep Learning Microprocessor","volume-title":"2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"He"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/asp-dac58780.2024.10473817"},{"key":"ref12","article-title":"Design of the RISC-V Instruction Set Architecture","volume-title":"Ph.D. dissertation, EECS Department, University of California, Berkeley","author":"Waterman","year":"2016"},{"key":"ref13","first-page":"483","article-title":"BARVINN: Arbitrary Precision DNN Accelerator Controlled by a RISC-V CPU","volume-title":"2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Askarihemmat"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3131581"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401765"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297274"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP49357.2023.10096223"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00982"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774679"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACPR.2015.7486599"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref24","article-title":"SqueezeNet: AlexNet-level Accuracy with 50x Fewer Parameters and <0.5MB Model Size","volume-title":"CoRR","author":"Iandola","year":"2016"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558028.pdf?arnumber=10558028","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T19:51:36Z","timestamp":1780084296000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558028\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558028","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}