{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:38:06Z","timestamp":1771519086810,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558115","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A 15-Gb\/s, 0.036 pJ\/bit, Half-Rate, Low Power PRBS Generator in 1.2 V, 65 nm CMOS"],"prefix":"10.1109","author":[{"given":"Perakalapudi","family":"Ravibabu","sequence":"first","affiliation":[{"name":"University of Hyderabad,Centre for Advanced Studies in Electronics Science and Technology,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prema Kumar","family":"Govindaswamy","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,School of Electrical Sciences,Bhubaneswar,Odisha,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay Shankar","family":"Pasupureddi","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,School of Electrical Sciences,Bhubaneswar,Odisha,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2007.912696"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas47672.2021.9531827"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/mssc.2015.2418155"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307482"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865243"},{"issue":"10","key":"ref7","first-page":"7610","article-title":"Bandwidth Enhancement of Flip-Flops Using Feedback for High-Speed Integrated Circuits","volume":"63","author":"Pavan Kumar","year":"2020","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.35"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas47672.2021.9531752"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558115.pdf?arnumber=10558115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T07:25:01Z","timestamp":1719991501000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558115","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}