{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:21:41Z","timestamp":1771518101053,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558155","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["VPU-CIM: A 130nm, 33.98 TOPS\/W RRAM based Compute-In-Memory Vector Co-Processor"],"prefix":"10.1109","author":[{"given":"Chithambara Moorthii","family":"J","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi,New Delhi,India"}]},{"given":"Vinay","family":"Rayapati","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology,Bangalore,India"}]},{"given":"Nanditha","family":"Rao","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology,Bangalore,India"}]},{"given":"Manan","family":"Suri","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi,New Delhi,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342235"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3207378"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101209"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/5.0073284"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2597195"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab7794"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180920"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC51149.2021.00024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342235"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3389\/frai.2021.659060"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558155.pdf?arnumber=10558155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:20:16Z","timestamp":1719987616000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558155\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558155","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}