{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T08:09:54Z","timestamp":1775549394900,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558176","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["An SRAM Compute-In-Memory Macro Based on Direct Coupling SAR ADC and DAC Reuse"],"prefix":"10.1109","author":[{"given":"Yongteng","family":"Ma","sequence":"first","affiliation":[{"name":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuliang","family":"Yu","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhichao","family":"Tan","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Zhao","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3020286"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2022.3182935"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-022-2911-1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3176610"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3269076"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref10","article-title":"Post training 4-bit quantization of convolutional networks for rapid-deployment","volume-title":"Advances in Neural Information Processing Systems","volume":"32","author":"Banner"},{"key":"ref11","first-page":"1796","article-title":"Ultralow precision 4-bit training of deep neural networks","volume-title":"Advances in Neural Information Processing Systems","volume":"33","author":"Sun"},{"key":"ref12","article-title":"Quantizing deep convolutional networks for efficient inference: A whitepaper. arxiv 2018","author":"Krishnamoorthi","year":"1806"},{"key":"ref13","first-page":"112","article-title":"Trained quantization thresholds for accurate and efficient fixed-point inference of deep neural networks","volume-title":"Proceedings of Machine Learning and Systems","volume":"2","author":"Jain"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634747"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3152653"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558176.pdf?arnumber=10558176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:23:32Z","timestamp":1719987812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558176","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}