{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:14:41Z","timestamp":1773843281924,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558236","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A Wide Range 2-to-2048 Division Ratio Frequency Divider Using 40-nm CMOS Process"],"prefix":"10.1109","author":[{"given":"Soumika","family":"Majumder","sequence":"first","affiliation":[{"name":"National Sun Yat-Sen University,Dept. of Electrical Engineering,Kaohsiung,Taiwan,80424"}]},{"given":"Venkata Naveen","family":"Kolakaluri","sequence":"additional","affiliation":[{"name":"National Sun Yat-Sen University,Dept. of Electrical Engineering,Kaohsiung,Taiwan,80424"}]},{"given":"Oliver Lexter July A.","family":"Jose","sequence":"additional","affiliation":[{"name":"National Sun Yat-Sen University,Dept. of Electrical Engineering,Kaohsiung,Taiwan,80424"}]},{"given":"Chua-Chin","family":"Wang","sequence":"additional","affiliation":[{"name":"National Sun Yat-Sen University,Dept. of Electrical Engineering,Kaohsiung,Taiwan,80424"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SMELEC.2018.8481309"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.885069"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2013.6811984"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/icecs49266.2020.9294810"},{"key":"ref5","volume-title":"Phase-Locked Loop (PLL) Fundamentals","author":"Devices","year":"2018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2010.5713787"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2161167"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IWS49314.2020.9360061"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558236.pdf?arnumber=10558236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T07:47:55Z","timestamp":1719992875000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558236","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}