{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:32:18Z","timestamp":1763724738703,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558264","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["An Enhanced Resubstitution Algorithm for Area-Oriented Logic Optimization"],"prefix":"10.1109","author":[{"given":"Andrea","family":"Costamagna","sequence":"first","affiliation":[{"name":"EPFL,Lausanne,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"U.C. Berkley,Berkley,California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satrajit","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"Kepler AI,Palo Alto,California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"EPFL,Lausanne,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Synthesis and optimization of digital circuits.","year":"1994","author":"Micheli","key":"ref1"},{"volume-title":"On algorithms for technology mapping.","year":"2007","author":"Chatterjee","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ASP-DAC52403.2022.9712552"},{"volume-title":"The art of computer programming, volume 4A: combinatorial algorithms, part 1.","year":"2011","author":"Knuth","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCAD.2023.3256341"},{"key":"ref6","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proc. IWLS","volume":"6","author":"Mishchenko"},{"key":"ref7","first-page":"49","article-title":"The decomposition and factorization of boolean expressions","volume-title":"ISCAS-82","author":"Brayton"},{"key":"ref8","first-page":"14","article-title":"Simulation and satisfiability in logic synthesis","volume":"7","author":"Zhang","year":"2005","journal-title":"computing"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1007\/978-3-642-14295-6_5"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCAD.2021.3108704"},{"volume-title":"SPFDs: A new approach to flexibility in logic synthesis.","year":"2002","author":"Sinha","key":"ref11"},{"volume-title":"Notes of International Workshop on Logic Synthesis (IWLS\u201997)","author":"Brayton","article-title":"Understanding spfds: A new method for specifying flexibility","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/12.35836"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/DDECS.2017.7934583"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ASPDAC.2007.358019"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/EURMIC.1997.617209"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1007\/978-3-540-27813-9_21"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/DAC.1990.114868"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/DSD.2007.4341480"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/ICCAD.1997.643371"},{"key":"ref21","volume-title":"Approximation algorithms.","volume":"1","author":"Vazirani","year":"2001"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558264.pdf?arnumber=10558264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T07:55:55Z","timestamp":1719993355000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558264","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}