{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:14:57Z","timestamp":1730272497331,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558279","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Obfuscation of FSMs for Secure Outsourcing of Neural Network Inference onto FPGAs"],"prefix":"10.1109","author":[{"given":"Rupesh Raj","family":"Karn","sequence":"first","affiliation":[{"name":"New York University,Center for Cyber Security,Abu Dhabi,UAE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johann","family":"Knechtel","sequence":"additional","affiliation":[{"name":"New York University,Center for Cyber Security,Abu Dhabi,UAE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"New York University,Center for Cyber Security,Abu Dhabi,UAE"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC54400.2022.9939610"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184510"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116261"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCC.2019.00027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3596220"},{"key":"ref7","first-page":"7173","article-title":"Training linear finite-state machines","volume":"33","author":"Ardakani","year":"2020","journal-title":"Advances in Neural Information Processing Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/p18-1028"},{"author":"Karn","key":"ref9","article-title":"Locking FSM Network"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.3009047"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2022.07.120"},{"issue":"1","key":"ref12","first-page":"143","article-title":"A literature review on various recent steganography techniques","volume":"4","author":"Arya","year":"2018","journal-title":"International Journal on Future Revolution in Computer Science & Communication Engineering"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijleo.2022.168864"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS50809.2020.9301666"},{"key":"ref16","article-title":"Xilinx redefines power, performance, and design productivity with three new 28 nm FPGA families: Virtex-7, kintex-7, and artix-7 devices","author":"Przybus","year":"2010","journal-title":"Xilinx White Paper"},{"key":"ref17","article-title":"Vivado logic optimization"},{"key":"ref18","first-page":"1","article-title":"Active hardware metering for intellectual property protection and security","volume-title":"USENIX security symposium","volume":"20","author":"Alkabani"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697960"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2459976.2459985"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351412"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586159"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3215796"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558279.pdf?arnumber=10558279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T07:56:32Z","timestamp":1719993392000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558279","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}