{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:21:24Z","timestamp":1781886084223,"version":"3.54.5"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558346","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Low Quantization Error Readout Circuit with Fully Charge-Domain Calculation for Computation-in-Memory Deep Neural Network"],"prefix":"10.1109","author":[{"given":"Ao","family":"Shi","sequence":"first","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yizhou","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lixia","family":"Han","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zheng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiyang","family":"Chen","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lifeng","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"LinXiao","family":"Shen","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peng","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoyan","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinfeng","family":"Kang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.chip.2022.100004"},{"key":"ref4","first-page":"1","article-title":"A configurable multi-precision CNN computing framework based on single bit RRAM","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Zhu"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067610"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182131"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830490"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181895"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776485"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492362"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830211"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558346.pdf?arnumber=10558346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T08:04:31Z","timestamp":1719993871000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558346","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}