{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:18:49Z","timestamp":1725783529390},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558373","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Parallelized Hardware Acceleration of Automatic Differentiating Wave Digital Filters"],"prefix":"10.1109","author":[{"given":"Lech","family":"Kolonko","sequence":"first","affiliation":[{"name":"University of Wuppertal,School of Electrical, Information and Media Engineering,Wuppertal,Germany,42119"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00f6rg","family":"Velten","sequence":"additional","affiliation":[{"name":"University of Wuppertal,School of Electrical, Information and Media Engineering,Wuppertal,Germany,42119"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anton","family":"Kummert","sequence":"additional","affiliation":[{"name":"University of Wuppertal,School of Electrical, Information and Media Engineering,Wuppertal,Germany,42119"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13458"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.17743\/jaes.2022.0012"},{"volume-title":"Modulare Wellendigitalstrukturen zur Simulation hochgradig nichtlinearer Netzwerke","year":"2017","author":"Schwerdtfeger","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2019.8885341"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184701"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/Eusipco47968.2020.9287674"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531789"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6853624"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2018.2872666"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1980.1084777"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1975.1084034"},{"key":"ref12","article-title":"Blas (basic linear algebra subprograms)"},{"key":"ref13","article-title":"Eigen"},{"key":"ref14","article-title":"Intel\u00ae oneapi math kernel library"},{"key":"ref15","article-title":"cublas (basic linear algebra on nvidia gpus)"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558373.pdf?arnumber=10558373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T07:59:48Z","timestamp":1719993588000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558373","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}