{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T04:57:26Z","timestamp":1782968246355,"version":"3.54.5"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558386","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["A Low-footprint FFT Accelerator for a RISC-V-based Multi-core DSP in FMCW Radars"],"prefix":"10.1109","author":[{"given":"Hector A.","family":"Gonzalez","sequence":"first","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Stolba","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bernhard","family":"Vogginger","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tim","family":"Rosmeisl","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Liu","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Mayr","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ipdpsw52791.2021.00022"},{"key":"ref2","article-title":"A compact radar switch\/MIMO array antenna with high azimuth and elevation angular resolution","author":"Barond","year":"2018"},{"key":"ref3","article-title":"Methods and apparatus for velocity detection in MIMO radar including velocity ambiguity resolution","volume-title":"uS Patent App.","author":"Sandeep","year":"2018"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/EuRAD.2018.8546647"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2016.2628914"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2019.2922120"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.222826"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875306"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TAU.1973.1162428"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2846688"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/iet-com.2017.0837"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757512"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-021-01655-1"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2019.8901768"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838029"},{"key":"ref17","article-title":"Spinnaker2-towards extremely efficient digital neuromorphics and multi-scale brain emulation","author":"H\u00f6ppner","year":"2018","journal-title":"Neuro Inspired Computational Elements (NICE 2018)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/rsn2.12063"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121258"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401547"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888764"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020117"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.2461"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240277"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00008"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558386.pdf?arnumber=10558386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:17:22Z","timestamp":1719987442000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558386","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}