{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T05:29:39Z","timestamp":1745645379013},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558393","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["System Integration of Xilinx DPU and HDMI for Real-Time Inference in PYNQ Environment With Image Enhancement"],"prefix":"10.1109","author":[{"given":"Jonathan","family":"Sanderson","sequence":"first","affiliation":[{"name":"Tennessee Technological University,Department of Electrical and Computer Engineering,Cookeville,TN,38505"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Rafay","family":"Hasan","sequence":"additional","affiliation":[{"name":"Tennessee Technological University,Department of Electrical and Computer Engineering,Cookeville,TN,38505"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.07.005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2020.2970550"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3241096"},{"journal-title":"White Paper FPGAs and SoCs AI Suite.","author":"Ahmad","key":"ref4"},{"article-title":"Fpga: An efficient and promising platform for real-time image processing applications","volume-title":"National Conference On Research and Development In Hardware Systems (CSIRDHS)","author":"Mittal","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937840"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ITOEC53115.2022.9734584"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/12.805474"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.690"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas57524.2023.10406078"},{"key":"ref11","article-title":"DPUCZDX8G for Zynq UltraScale+ MPSoCs Product Guide (PG338)"},{"key":"ref12","article-title":"HDMI 1.4\/2.0 Transmitter Subsystem Product Guide (PG235)"},{"key":"ref13","article-title":"ZCU104 VCU HDMI ROI TRD"},{"key":"ref14","article-title":"PYNQ: Python productivity for Adaptive Computing platforms"},{"key":"ref15","article-title":"PYNQ HDMI Examples"},{"key":"ref16","article-title":"DPU-PYNQ Examples"},{"key":"ref17","article-title":"Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit"},{"key":"ref18","first-page":"122","volume-title":"Digital image processing","author":"Woods","year":"2008"},{"key":"ref19","article-title":"DPU Resnet50.xmodel"},{"journal-title":"Yolov3: An incremental improvement","year":"2018","author":"Redmon","key":"ref20"},{"key":"ref21","article-title":"LEAP Implementation"},{"key":"ref22","article-title":"Vitis-AI Model Zoo"},{"key":"ref23","article-title":"AMBA Specifications"},{"key":"ref24","article-title":"AMBA AXI and ACE Protocol Specification"},{"key":"ref25","article-title":"AMBA 4 AXI4-Stream Protocol Specification"},{"key":"ref26","article-title":"DPU-PYNQ"},{"key":"ref27","article-title":"Vitis 2022.1"},{"key":"ref28","article-title":"PetaLinux Building and System Customization"},{"key":"ref29","article-title":"PYNQ SD Card image"},{"key":"ref30","article-title":"PYNQ Build Environment"},{"key":"ref31","article-title":"Custom PYNQ Image"},{"key":"ref32","article-title":"DPU YOLOv3.xmodel"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10602-1_48"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558393.pdf?arnumber=10558393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:29:46Z","timestamp":1719988186000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558393","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}