{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T19:20:26Z","timestamp":1735586426718,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558397","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A Scalable and PVT Invariant Spiking Neuron Using Asynchronous CMOS Logic"],"prefix":"10.1109","author":[{"given":"Dante","family":"Loi","sequence":"first","affiliation":[{"name":"Carlos III University of Madrid,Electronic Tech. Dept.,Leganes,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Granizo","sequence":"additional","affiliation":[{"name":"Carlos III University of Madrid,Electronic Tech. Dept.,Leganes,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis","family":"Hernandez","sequence":"additional","affiliation":[{"name":"Carlos III University of Madrid,Electronic Tech. Dept.,Leganes,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISCAS48785.2022.9938001"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/BioCAS58349.2023.10388815"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/A-SSCC48613.2020.9336139"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/AICAS57966.2023.10168617"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TNN.2005.860850"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCSI.2023.3275387"},{"issue":"19","key":"ref7","article-title":"55 nm cmos mixed-signal neuromorphic circuits for constructing energy-efficient reconfigurable snns","volume-title":"Electronics","volume":"12","author":"Quan","year":"2023"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref9","article-title":"Spinnaker 2: A 10 million core processor system for brain simulation and machine learning","volume-title":"CoRR","author":"Mayr","year":"2019"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/12.210171"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCSI.2020.3035575"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558397.pdf?arnumber=10558397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:35:14Z","timestamp":1719988514000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558397","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}