{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:36:23Z","timestamp":1781886983078,"version":"3.54.5"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558433","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T13:22:52Z","timestamp":1719926572000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["A 19.7 TFLOPS\/W Multiply-less Logarithmic Floating-Point CIM Architecture with Error-Reduced Compensated Approximate Adder"],"prefix":"10.1109","author":[{"given":"Mengjie","family":"Li","sequence":"first","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongyi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Siqi","family":"He","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haozhe","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Zhang","sequence":"additional","affiliation":[{"name":"China Mobile,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinglei","family":"Liu","sequence":"additional","affiliation":[{"name":"China Mobile,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiayuan","family":"Chen","sequence":"additional","affiliation":[{"name":"China Mobile,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhenping","family":"Hu","sequence":"additional","affiliation":[{"name":"China Mobile,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chixiao","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492476"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc55480.2022.9911450"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067779"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067527"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731762"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067360"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185399"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3273238"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.05.002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558433.pdf?arnumber=10558433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T17:59:30Z","timestamp":1753207170000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558433","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}