{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T22:40:11Z","timestamp":1768516811141,"version":"3.49.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558440","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["High Accuracy and Low Latency Mixed Precision Neural Network Acceleration for TinyML Applications on Resource-Constrained FPGAs"],"prefix":"10.1109","author":[{"given":"Wei Soon","family":"Ng","sequence":"first","affiliation":[{"name":"Nanyang Technological University,School of Electrical and Electronic Engineering,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Ling Goh","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,School of Electrical and Electronic Engineering,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Gao","sequence":"additional","affiliation":[{"name":"Institue of Microelectronics, Agency for Science, Technology and Research (A*STAR),Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Mixed-Precision Neural Networks: A Survey","author":"Rakka","year":"2022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502364"},{"key":"ref3","article-title":"Differentiable Dynamic Quantization with Mixed Precision and Adaptive Resolution","volume-title":"Proc. 38th Int. Conf. Mach. Learning (PMLR)","author":"Zhang"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/elex.19.20220370"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NNICE58320.2023.10105734"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573141"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2020.3020569"},{"key":"ref9","article-title":"MLPerf Tiny Benchmark","volume-title":"Proc. Neural Inf. Process. Sys. Track Datasets Benchmarks","author":"Banbury"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00059"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502367"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref13","first-page":"382","article-title":"Bit-Pragmatic Deep Neural Network Computing","volume-title":"2017 50th Annual IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Albericio"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00014"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.24963\/ijcai.2022\/223"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/hpca56546.2023.10071080"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1155\/2019\/7218758"},{"key":"ref19","article-title":"Open-source FPGA-ML codesign for the MLPerf Tiny Benchmark","volume-title":"Proc. Neural Inf. Process. Syst. Track Datasets Benchmarks","author":"Borras"},{"key":"ref20","article-title":"GAP9 Achieves the Lowest Energy Consumption on All MLPerf Tiny v1.0 Benchmarks"},{"key":"ref21","article-title":"Inference: Tiny v1.1 Results"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558440.pdf?arnumber=10558440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:21:03Z","timestamp":1719987663000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558440","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}