{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T08:20:07Z","timestamp":1770193207617,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558443","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T13:22:52Z","timestamp":1719926572000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 2T P-Channel Logic Flash Cell for Reconfigurable Interconnection in Chiplet-Based Computing-In-Memory Accelerators"],"prefix":"10.1109","author":[{"given":"Weizeng","family":"Li","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Linfang","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Zhi","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Wang","family":"Ye","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Zhidao","family":"Zhou","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Haiyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Hanghang","family":"Gao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Jinshan","family":"Yue","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Hongyang","family":"Hu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Fengman","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Qing","family":"Luo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/85.238389"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3280357"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref5","first-page":"1","article-title":"A 14nm 100Kb 2T1R Transpose RRAM with >150X resistance ratio enhancement and 27.95% reduction on energy-latency product using low-power near threshold read operation and fast data-line current stabling scheme","volume-title":"2021 Symposium on VLSI Technology","author":"Wang"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720546"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062847"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963005"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3177577"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2019.2950173"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.1657043"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2004.1332586"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2247691"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3098671"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558443.pdf?arnumber=10558443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,3]],"date-time":"2026-02-03T20:50:26Z","timestamp":1770151826000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558443","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}