{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:14:08Z","timestamp":1781885648635,"version":"3.54.5"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558451","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Design of CNFET-based Ternary Conditional Sum Adders using Binary Carry Propagation"],"prefix":"10.1109","author":[{"given":"Chetan","family":"Vudadha","sequence":"first","affiliation":[{"name":"BITS-Pilani,Department of Electrical and Electronics Engineering,India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676738"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.842068"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2036845"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/534587"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2832649"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2018.02.004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/mi14051064"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2531100"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.3018867"},{"key":"ref11","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.1650554"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1021\/ja070808k"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2838258"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909030"},{"key":"ref17","volume-title":"Stanford University CNFET model Website","author":"University","year":"2008"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909043"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558451.pdf?arnumber=10558451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:38:47Z","timestamp":1719988727000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558451","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}