{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:12:48Z","timestamp":1725783168557},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558501","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A 0.5-V Feedback-based CMOS Buffer with Rail-to-rail Operating Range"],"prefix":"10.1109","author":[{"given":"Fei Fan","family":"Gao","sequence":"first","affiliation":[{"name":"Nanyang Technology University,School of Electrical and Electronic Engineering,Singapore,Singapore,639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pak Kwong","family":"Chan","sequence":"additional","affiliation":[{"name":"Nanyang Technology University,School of Electrical and Electronic Engineering,Singapore,Singapore,639798"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2006.1692736"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2005.851387"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2019.2915814"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.04.008"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/cta.776"},{"key":"ref6","first-page":"7","article-title":"Optimal supply and threshold scaling for subthreshold CMOS circuits","volume-title":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","author":"Wang"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/access.2022.3198644"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.920822"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558501.pdf?arnumber=10558501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:42:30Z","timestamp":1719988950000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558501","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}