{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:56:06Z","timestamp":1781884566837,"version":"3.54.5"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558584","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Area-Efficient Matrix-Vector Polynomial Multiplication Architecture for ML-KEM Using Interleaving and Folding Transformation"],"prefix":"10.1109","author":[{"given":"Weihang","family":"Tan","sequence":"first","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,MN,USA,55455"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yingjie","family":"Lao","sequence":"additional","affiliation":[{"name":"Tufts University,Department of Electrical and Computer Engineering,Medford,MA,USA,02155"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keshab K.","family":"Parhi","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,MN,USA,55455"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Module-lattice-based keyencapsulation mechanism standard","volume-title":"Federal Information Processing Standards Publication (FIPS) NIST FIPS 203 ipd","year":"2023"},{"key":"ref2","article-title":"CRYSTALS\u2013kyber: Algorithm specification and supporting documentation (version 3.02)","volume-title":"Round-3 submission to the NIST Post-Quantum Cryptography Standardization Project","author":"Avanzi","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-014-9938-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1568318.1568324"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007901117408"},{"key":"ref6","volume-title":"VLSI digital signal processing systems: design and implementation","author":"Parhi","year":"1999"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-88052-1_15"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i2.328-356"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3219555"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323839"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268658"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.109555"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3103184"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3218192"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3162593"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3296899"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3288600"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937347"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2023.3338553"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9053653"},{"key":"ref21","article-title":"PROTEUS: A tool to generate pipelined number theoretic transform architectures for FHE and ZKP applications","author":"Hirner","year":"2023","journal-title":"Cryptology ePrint Archive"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558584.pdf?arnumber=10558584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:54:23Z","timestamp":1719989663000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558584","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}