{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:59:38Z","timestamp":1772643578387,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558590","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Power-Efficient and Small-Area Approximate Multiplier Design with FPGA-Based Compressors"],"prefix":"10.1109","author":[{"given":"Yi","family":"Guo","sequence":"first","affiliation":[{"name":"Yunnan University,Graduate School of Information, Science and Engineering,Kunming,China"}]},{"given":"Xiu","family":"Chen","sequence":"additional","affiliation":[{"name":"Yunnan University,Graduate School of Information, Science and Engineering,Kunming,China"}]},{"given":"Qilin","family":"Zhou","sequence":"additional","affiliation":[{"name":"Yunnan University,Graduate School of Information, Science and Engineering,Kunming,China"}]},{"given":"Heming","family":"Sun","sequence":"additional","affiliation":[{"name":"Yokohama National University,Faculty of Engineering,Kanagawa,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2890222"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2021.3113005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3257852"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3004929"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218533"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465781"},{"key":"ref7","volume-title":"Integer Arithmetic IP Cores User Guide","year":"2017"},{"key":"ref8","volume-title":"LogiCORE IP Multiplier v11.2","year":"2017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465845"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045546"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT56656.2022.9974399"},{"key":"ref12","volume-title":"7 Series FPGAs Configurable Logic Block User Guide","year":"2016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E102.A.1781"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Singapore, Singapore","start":{"date-parts":[[2024,5,19]]},"end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558590.pdf?arnumber=10558590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T06:57:05Z","timestamp":1719989825000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558590","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}