{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:31:52Z","timestamp":1763724712246,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558684","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Enhancing the PE Utilization for Multi-Precision Systolic Array via Optimizing Computation Latency"],"prefix":"10.1109","author":[{"given":"Jing","family":"Feng","sequence":"first","affiliation":[{"name":"National University of Defense Technology,Key Laboratory of Advanced Microprocessor Chips and Systems,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mei","family":"Wen","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Key Laboratory of Advanced Microprocessor Chips and Systems,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Ju","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Key Laboratory of Advanced Microprocessor Chips and Systems,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junzhong","family":"Shen","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Key Laboratory of Advanced Microprocessor Chips and Systems,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Key Laboratory of Advanced Microprocessor Chips and Systems,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2749469.2750389"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2541940.2541967"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2016.2616357"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MC.1982.1653825"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/AICAS54282.2022.9869969"},{"issue":"6","key":"ref6","first-page":"885","article-title":"Systolic array based on precision variable multiplier","volume":"56","author":"Wang","year":"2020","journal-title":"Journal of Nanjing University(Natural Sciences)"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/HPCC-DSS-SmartCity-DependSys57074.2022.00050"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISCA52012.2021.00010"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISPASS55109.2022.00016"},{"year":"2015","article-title":"A signed binary multiplication technique pdf","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ARITH.2001.930098"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1016\/j.mejo.2016.04.006"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.5555\/2999134.2999257"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref15","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014","journal-title":"Computer Science"},{"volume-title":"International Conference on Frontiers in Handwriting Recognition","author":"Chellapilla","article-title":"High performance convolutional neural networks for document processing","key":"ref16"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558684.pdf?arnumber=10558684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T07:48:02Z","timestamp":1719992882000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558684","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}