{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:52:57Z","timestamp":1781848377173,"version":"3.54.5"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11561918","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"195-199","source":"Crossref","is-referenced-by-count":0,"title":["PRIMAL: Processing-In-Memory based Low-Rank Adaptation for LLM Inference Accelerator"],"prefix":"10.1109","author":[{"given":"Yue Jiet","family":"Chong","sequence":"first","affiliation":[{"name":"National University of Singapore,Department of Electrical and Computer Engineering,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yimin","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Singapore,Department of Electrical and Computer Engineering,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhen","family":"Wu","sequence":"additional","affiliation":[{"name":"National University of Singapore,Department of Electrical and Computer Engineering,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuanyao","family":"Fong","sequence":"additional","affiliation":[{"name":"National University of Singapore,Department of Electrical and Computer Engineering,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HONET63146.2024.10822885"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10462-024-10888-y"},{"issue":"2","key":"ref3","first-page":"3","article-title":"Lora: Low-rank adaptation of large language models","volume-title":"ICLR","volume":"1","author":"Hu"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11240722"},{"key":"ref8","first-page":"28","article-title":"Cacti 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP laboratories"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11561918.pdf?arnumber=11561918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:28:26Z","timestamp":1781846906000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11561918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11561918","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}