{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:53:07Z","timestamp":1781848387877,"version":"3.54.5"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11561943","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"927-931","source":"Crossref","is-referenced-by-count":0,"title":["Energy-Efficient Compute-in-Memory Macro for BNNs in Edge AI using NV-SRAM"],"prefix":"10.1109","author":[{"given":"Umme Hani","family":"Irin","sequence":"first","affiliation":[{"name":"The University of Alabama,Electrical and Computer Engineering,Tuscaloosa,AL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Md Minhajul","family":"Azmir","sequence":"additional","affiliation":[{"name":"The University of Alabama,Electrical and Computer Engineering,Tuscaloosa,AL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinhui","family":"Wang","sequence":"additional","affiliation":[{"name":"The University of Alabama,Electrical and Computer Engineering,Tuscaloosa,AL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Md Rubel","family":"Sarkar","sequence":"additional","affiliation":[{"name":"Virginia Tech,Electrical and Computer Engineering,Blacksburg,VA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Yi","sequence":"additional","affiliation":[{"name":"Virginia Tech,Electrical and Computer Engineering,Blacksburg,VA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Memory-oriented design-space exploration of edge-ai hardware for xr applications","author":"Parmar","year":"2022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479147"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.0039"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.045"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2009.4897577"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753332"},{"key":"ref7","article-title":"Binaryconnect: Training deep neural networks with binary weights during propagations","author":"Courbariaux","year":"2016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEMCON53756.2021.9623147"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEMCON53756.2021.9623233"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2018.8565811"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2923722"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3207687"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937260"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3235658"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2025.3646841"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea12010010"},{"issue":"5","key":"ref18","first-page":"637","article-title":"Area-efficient and variation-tolerant in-memory bnn computing using 6t sram array","volume":"30","author":"Chan","year":"2022","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref19","first-page":"238","article-title":"A 28nm 0.8v split-memory architecture for in-memory computing in binary neural networks","volume-title":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Chen"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDTS54894.2022.9826987"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CCWC57344.2023.10099370"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT64611.2024.11021710"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.910492"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.35848\/1347-4065\/ad93e0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3161592"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2024.155346"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11132829"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-023-02481-5"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10050623"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2981901"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2375187"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s42341-020-00243-7"},{"key":"ref35","first-page":"1","article-title":"Energy-efficient xnor-free in-memory bnn accelerator with input distribution regularization","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Kim"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1007\/978-981-19-0745-6_40","article-title":"Design and development of 8t sram cell using 14nm finfet","volume-title":"Topical Drifts in Intelligent Computing","author":"Vemula","year":"2022"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218567"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11561943.pdf?arnumber=11561943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:31:25Z","timestamp":1781847085000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11561943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11561943","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}