{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T06:51:23Z","timestamp":1781851883023,"version":"3.54.5"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100013096","name":"Science and Technology Project of State Grid","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100013096","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11561944","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"2525-2529","source":"Crossref","is-referenced-by-count":0,"title":["Dual 3T2R Differential SOT MRAM Array for Energy-Efficient In-Memory Computing in Deep Reinforcement Learning"],"prefix":"10.1109","author":[{"given":"Yiyuan","family":"Xiao","sequence":"first","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cancheng","family":"Xiao","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bingqian","family":"Song","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiahao","family":"Zhao","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yining","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"En","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Baiyu","family":"Su","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianshi","family":"Tang","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianxiang","family":"Nan","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/3585.001.0001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2021.3054625"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3138520"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.abj9979"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/science.ade3483"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2021.3078583"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265099"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10405877"},{"key":"ref9","first-page":"25.5.1","article-title":"Enabling RRAM-based brain-inspired computation by codesign of device, circuit, and system","author":"Dou","year":"2021","journal-title":"IEDM Tech. Dig."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nature14236"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2017.2743240"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067339"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0461-5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2980073"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993513"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662311"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662447"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11561944.pdf?arnumber=11561944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:57:56Z","timestamp":1781848676000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11561944\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11561944","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}