{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:53:10Z","timestamp":1781848390995,"version":"3.54.5"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11561977","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"4568-4572","source":"Crossref","is-referenced-by-count":0,"title":["A Layer-Aware Heterogeneous SNN Accelerator Architecture for Energy-Efficient Inference on Resource-Limited FPGAs"],"prefix":"10.1109","author":[{"given":"Zeyuan","family":"Song","sequence":"first","affiliation":[{"name":"Waseda University,Graduate School of Fundamental Science and Engineering,Dept. of Electronic and Physical Systems,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xingan","family":"Sha","sequence":"additional","affiliation":[{"name":"Waseda University,Graduate School of Fundamental Science and Engineering,Dept. of Electronic and Physical Systems,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youhua","family":"Shi","sequence":"additional","affiliation":[{"name":"Waseda University,Graduate School of Fundamental Science and Engineering,Dept. of Electronic and Physical Systems,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tbcas.2018.2880425"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056903"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/iscas51556.2021.9401607"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/biocas58349.2023.10388553"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558156"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1126\/sciadv.adi1480"},{"key":"ref7","article-title":"Xilinx\/brevitas","volume-title":"GitHub Repository","author":"Pappalardo","year":"2023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00016"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3052885"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICSIDP62679.2024.10868802"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2024.3511676"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCASAI.2025.3568365"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11561977.pdf?arnumber=11561977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:32:02Z","timestamp":1781847122000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11561977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11561977","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}