{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T06:50:57Z","timestamp":1781851857928,"version":"3.54.5"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11561986","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"1097-1101","source":"Crossref","is-referenced-by-count":0,"title":["CHiP-NoC: A Congestion-Adaptive Dual-Mode Neuromorphic NoC with Hybrid Spike Compression"],"prefix":"10.1109","author":[{"given":"Yipeng","family":"Gao","sequence":"first","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi","family":"Zhong","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yingying","family":"Cui","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Song","family":"Jia","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/brainsci12070863"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772783"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2970709"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3426319"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00031"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3665314.3672292"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3643343"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10557924"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558368"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-022-1232-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00084"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00857"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3005725"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218635"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579326"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993111"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229242"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"ref21","first-page":"413","article-title":"DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Ma"},{"key":"ref22","first-page":"21056","article-title":"Deep residual learning in spiking neural networks","volume":"34","author":"Fang","year":"2021","journal-title":"Advances in Neural Information Processing Systems (NeurIPS)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac8bef"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3427385"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2020.00104"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2024.3433427"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11561986.pdf?arnumber=11561986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:53:44Z","timestamp":1781848424000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11561986\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11561986","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}