{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T06:51:22Z","timestamp":1781851882154,"version":"3.54.5"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562121","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"3749-3752","source":"Crossref","is-referenced-by-count":0,"title":["Toward Generative Silicon: The Next Frontier in Open-Source and AI-Driven Analog Design"],"prefix":"10.1109","author":[{"given":"Mehdi","family":"Saligane","sequence":"first","affiliation":[{"name":"Brown University,School of Engineering,Providence,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anhang","family":"Li","sequence":"additional","affiliation":[{"name":"University of Michigan, EECS,Ann Arbor,MI,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saptarshi","family":"Ghosh","sequence":"additional","affiliation":[{"name":"University of Zurich and ETH,Institute of Neuroinformatics,Zurich,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[{"name":"University of Hawai&#x02BB;i at M&#x0101;noa ECE,Honolulu,HI,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676823"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685971"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISDCS58735.2023.10153547"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3188925"},{"key":"ref5","volume-title":"A Designer-Oriented Framework for the Development of AMS Circuit Generators","author":"Shi","year":"2014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/mdat.2020.3042177"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iscas56072.2025.11043664"},{"key":"ref8","article-title":"FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design","author":"Mehradfar","year":"2025"},{"key":"ref9","first-page":"1","article-title":"MAGICAL: Human-Machine Collaborative Framework for Analog Layout Design","volume-title":"IEEE International Symposium on Circuits and Systems","author":"Sun"},{"key":"ref10","article-title":"AnalogGenie: A generative engine for automatic discovery of analog circuit topologies","author":"Gao","year":"2025"},{"key":"ref11","article-title":"AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuits","author":"Shi","year":"2025"},{"key":"ref12","article-title":"Lamagic: Language-model-based topology generation for analog integrated circuits","author":"Chang","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v39i1.32016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133292"},{"key":"ref15","article-title":"CIRCUIT: A Benchmark for Circuit Interpretation and Reasoning Capabilities of LLMs","author":"Skelic"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643541"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562121.pdf?arnumber=11562121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:56:43Z","timestamp":1781848603000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562121","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}